Systematic Modeling and Design of Sparse Tensor Accelerators

Yannan (Nellie) Wu

May 5, 2023

Thesis Committee: Vivienne Sze Joel Emer Daniel Sanchez

Sparse Tensor Algebra is Used in Many Applications



Sparse Tensor Algebra (e.g., sparse matrix multiplication)

Inefficient processing on general-purpose processors



Sparsity Introduces Opportunities for Hardware Savings

Sparse Tensor Accelerators



$$x \times 0 = 0$$
$$x + 0 = x$$

Zero Values Can be Compressed Away Ineffectual Computations Can be Eliminated

Important to develop next-generation sparse tensor accelerators to exploit such opportunities

Goal of this Thesis

□ Identify the challenges for developing next-generation sparse tensor accelerators

□ Propose solutions to the challenges

Challenges

Develop Efficient and Flexible Hardware for Diverse Sparsity Characteristics

Challenges

Qualitatively Learn Insights from Existing Designs

Quantitatively Compare Existing Designs and Explore New Designs

Develop Efficient and Flexible Hardware for Diverse Sparsity Characteristics

Proposed Solutions

I. Systematic Understanding of Design Space



Quantitatively Compare Existing Designs and Explore New Designs

Develop Efficient and Flexible Hardware for Diverse Sparsity Characteristics

Proposed Solutions

I. Systematic Understanding of Design Space

II. Sparseloop Modeling Infrastructure

Develop Efficient and Flexible Hardware for Diverse Sparsity Characteristics



→ ▲

Proposed Solutions

I. Systematic Understanding of Design Space

II. Sparseloop Modeling Infrastructure

III. Efficient and Flexible Accelerator Designs

9







Key Thesis Contributions

I. Systematic Understanding of Design Space

- Sparse Acceleration Feature (SAF) Taxonomy
- Systematic Design Description

II. Sparseloop Modeling Infrastructure

- Statistical Workload Characterization for Fast Modeling Speed
- Modularized Modeling Procedure for Tractable Complexity
- Modularized SAF Impact Analysis for Tractable Complexity
- Example Early Design Space Exploration
- Flexible Energy Estimation Backend
- Open-Source Codebase

III. Efficient and Flexible Accelerator Designs

- Hierarchical Structured Sparsity (HSS) in DNNs
- Precise Sparsity Pattern Specification
- Modularized Acceleration Design Methodology for HSS
- Compression for HSS
- Hierarchical skipping with Variable Length Fetch Support
- Speculative Tilling by Overbooking Buffer Capacity (joint work with Fisher Xue)

What We Will Cover Today

I. Systematic Understanding of Design Space

- Sparse Acceleration Feature (SAF) Taxonomy
- Systematic Design Description

II. Sparseloop Modeling Infrastructure

- Statistical Workload Characterization for Fast Modeling Speed
- Modularized Modeling Procedure for Tractable Complexity
- Modularized SAF Impact Analysis for Tractable Complexity
- Example Early Design Space Exploration
- Flexible Energy Estimation Backend
- Open-Source Codebase

III. Efficient and Flexible Accelerator Designs

- Hierarchical Structured Sparsity (HSS) in DNNs
- Precise Sparsity Pattern Specification
- Modularized Acceleration Design Methodology for HSS
- Compression for HSS
- Hierarchical skipping with Variable Length Fetch Support
- Speculative Tilling by Overbooking Buffer Capacity (*joint work with Fisher Xue*)

Summary of Publications

- Modeling Methodology
 - <u>Y. N. Wu</u>, J. S. Emer, V. Sze, Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs, ICCAD, 2019
 - <u>Y. N. Wu</u>, V. Sze, J. S. Emer, An Architecture-Level Energy and Area Estimator for Processing-In-Memory Accelerator Designs, ISPASS, 2020
 - F. Wang, <u>Y. N. Wu</u>, M. Woicik, V. Sze, J. S. Emer, Architecture-Level Energy Estimation for Heterogeneous Computing Systems, ISPASS, 2020
 - <u>Y. N. Wu</u>, P.-A. Tsai, A. Parashar, V. Sze, J. S. Emer, Sparseloop: An Analytical, Energy-Focused Design Space Exploration Methodology for Sparse Tensor Accelerators, ISPASS, 2021
 - <u>Y. N. Wu</u>, P.-A. Tsai, A. Parashar, V. Sze, J. S. Emer, Sparseloop: An Analytical Approach to Sparse Tensor Accelerator Modeling, MICRO, 2022
 - M. Gilbert, <u>Y. N. Wu</u>, A. Parashar, V. Sze, J. S. Emer, LoopTree: Enabling Exploration of Fused-layer Dataflow Accelerators, ISPASS, 2023
- Accelerator Design
 - <u>Y. N. Wu</u>, S. Muralidharan, P.-A. Tsai, A. Parashar, V. Sze, J. S. Emer, HighLight: Efficient and Flexible DNN Acceleration with Hierarchical Structured Sparsity, MICRO, 2023, under submission
 - Z. Y. Xue, <u>Y. N. Wu</u>, J. S. Emer, V. Sze, Accelerating Sparse Tensor Algebra by Overbooking Buffer Capacity, MICRO, 2023, under submission

I. Systematic Understanding of Sparse Tensor Accelerator Design Space

- Sparse Acceleration Feature Taxonomy
- Systematic Design Description

There Exist Ample Sparse Tensor Accelerators

Sampled accelerator designs



Eyeriss [JSSC2017]



Eyeriss V2 [JETCAS2019]



SCNN [ISCA2017]



ExTensor [MICRO2019]



DSTC [ISCA2021]



Sparse-ReRAM [ISCA2019]

There Exist Ample Sparse Tensor Accelerators

Each design is described with its own terminologies









Where exactly was each nonzero in the compressed vector?







Example Workload: Dot Product of Vectors



Example Workload: Dot Product of Vectors

Κ



Example Workload: Dot Product of Vectors

 $Z=\sum A_k*B_k$

Baseline implementation without any SAFs Time Steps



Baseline implementation introduces ineffectual computations

Example Workload: Dot Product of Vectors





Implementation with

gating SAF applied to compute

Example Workload: **Dot Product of Vectors**

0

0

С

d

0

1

Α

Κ



Example Workload: **Dot Product of Vectors**

0

0

С

d

0

f

Α

Κ





Example Illustration of Skipping's Impact

Example Workload: Dot Product of Vectors



Skipping brings additional latency savings



Proposed Approach: assigning SAFs to each level in the architecture



Sparsity-related optimizations can be described by assigning SAFs to each level in the architecture

SAFs can be associated with different tensors in the workload









We Need a Quantitative Modeling Framework



Existing Modeling Frameworks are Insufficient

(Design-Specific) Cycle-Level Simulators

SCNN[ISCA16], STONNE[CAL21], MAGNET[ICCAD19], DNNBuilder[ICCAD18], etc.



General Analytical Modeling Frameworks

Timeloop[ISPASS19], MAESTRO[MICRO19], Scale-Sim[ISPASS20], CoSA[ISCA21], etc.

No Sparsity Support



II. Sparseloop: Early-Design Stage Modeling of Sparse Tensor Accelerators

- Statistical Workload Characterization
- Progressive Modeling Procedure
- Modularized SAF Impact Analysis
- Experimental Results
Sparseloop High-Level Framework



Sparseloop High-Level Framework



Complex Interactions Between Inputs



Progressive Modeling Procedure



Dataflow Modeling Does Not Consider Sparsity



Dataflow Modeling Does Not Consider Sparsity



Uncompressed Data Movement and Dense Compute



Dataflow

Uncompressed Data Movement and Dense Compute











Parallel Computation at Compute Units



Parallel Computation at Compute Units



Different Tiles are Transferred Overtime



Runtime Activities Can be Quickly Derived



Dataflow Modeling Produces Dense Traffic



SAF Modeling Considers Additional Sparsity-Related Inputs



Sparse Tensors are also Tiled in a Similar Fashion



SAF Impacts the Original Dense Traffic



SAF Impact is Dependent on Each Tile's Sparsity



SAF Impact is Dependent on Each Tile's Sparsity



SAF Impact is Dependent on Each Tile's Sparsity



Employing Statistical Tile Sparsity Characterizations



Employing Statistical Tile Sparsity Characterizations



Supported Workload Tensor Sparsity Models

Fixed Structured

Structured Pruned DNNs





Unstructured Pruned DNNs

Banded Distribution



Circuit Simulations

Statistical modeling ensures both speed and accuracy

Per-Tile SAF Impact Analysis



Filtering Dense Traffic to Produce Sparse Traffic



|--|







Dataflow	SAF	μ Architecture
----------	-----	--------------------



Dataflow	SAF	μ Architecture
----------	-----	--------------------



Dataflow SAF	μ Architecture
--------------	--------------------

μ Architecture Modeling Drives Final Performance



Experimental Results

Fast Simulation Speed

Evaluation metric: Computes Simulated Per Host Cycle (CPHC)

The machine that runs modeling framework, e.g., CPU


Fast Simulation Speed



Accurate Modeling

Example DSTC [ISCA21] Validation

Cycle Counts



- Maintains absolute values
- Maintains relative trends

Maintains <8% average error in cycle counts and energy consumption across representative DNN accelerators

Rapid Exploration of Various Designs





Various combinations of SAFs

Rapid Exploration of Various Designs



Various combinations of SAFs

Rapid Exploration of Various Designs



Various combinations of SAFs

Sparseloop helps to quickly identify the savings and overheads for the diverse implementations

Taxonomy/Sparseloop Summary

Systematic Design Space Descriptions

- 3 sparse acceleration features (SAFs)
- Systematic description by assigning SAFs to each architecture level

Sparseloop Modeling Framework

- Progressive modeling with tractable complexity
- Statistical modeling with balanced accuracy and speed
- Ensures accuracy, speed, and flexibility

Taxonomy/Sparseloop Summary

Systematic Design Space Descriptions

- 3 sparse acceleration features (SAFs)
- Systematic description by assigning SAFs to each architecture level

Sparseloop Modeling Framework

- >2000x faster compared to cycle-level simulations
- <8% average error across various designs/workloads
- Demonstrated flexible design space exploration

III. Efficient and Flexible DNN Accelerator Design

- Hierarchical Structured Sparsity
- Modularized Acceleration Design Methodology
- Experimental Results

Different DNN Optimizations Introduce Different Sparsity

Optimizations to Reduce Model Size





Pruning Techniques [Han, NeurIPS15]

Introduces Sparse Weights Depth-wise Separable Layers [Howard, CVPR17]

Introduces Dense Weights

Different DNN Optimizations Introduce Different Sparsity



Optimizations to Reduce Model Size



Pruning Techniques [Han, NeurIPS15]

Introduces Sparse Weights Depth-wise Separable Layers [Howard, CVPR17]

Introduces

Dense Weights

Optimizations to Improve Accuracy





_inea

Activation Functions [Apicella, NN21] Attention-based Modules [Vaswani, NeurIPS17]

IntroducesIntroducesDense/Sparse ActivationsDense Act./Weights

Modern DNNs can weights and activations that are either dense or sparse with various sparsity degrees

Requirements for an Ideal Sparse DNN Accelerator



Flexible

exploit a wide range of many sparsity degrees

Requirements for an Ideal Sparse DNN Accelerator



Flexible

exploit a wide range of many sparsity degrees



Efficient

low hardware overhead SAF implementations

Existing Works Do Not Meet Such Requirements



Structured Sparse Accelerators





Per-row 2:4 structured sparse (G:H pattern)

NVIDIA Sparse Tensor Core (STC) [NVIDIA, TechReport20] Sparsity Degree Spectrum parse 50% sparse (2:4) hse) + Efficient - Inflexible

Naïve Way to Increase Flexibility Structured Sparse Designs

Extend the Number of G:H Ratios Supported



Our Proposal

Efficient and Flexible DNN Acceleration with <u>Hierarchical Structured Sparsity</u>

Hierarchical Structured Sparsity (HSS)

Compose G:H sparsity patterns in a hierarchical fashion

N-Rank HSS: G:H \rightarrow G:H ... \rightarrow G:H Rank N-1 Rank N-2 Rank O

What does a 3:4 > 2:4 pattern look like?



Dense Vector

Hierarchical Structured Sparsity (HSS)

Compose G:H sparsity patterns in a hierarchical fashion

What does a $3:4 \rightarrow 2:4$ pattern look like?

Rank1: 3 nonempty blocks out of the 4 blocks



Vector with Rank1 Sparsity Applied

Hierarchical Structured Sparsity (HSS)

Compose G:H sparsity patterns in a hierarchical fashion

What does a 3:4→2:4 pattern look like?

Rank1: 3 nonempty blocks out of the 4 blocks Rank0: 2 nonzero values out of 4 values within the block



Vector with Both Ranks' Sparsity Applied

Δ	Rank 1			
sparsity	4:4	4:5	4:6	4:7
degrees	(0%)	(20%)	(33%)	(43%)

0%	20%	33%	43%		

4	Rank 1			
sparsity	4:4	4:5	4:6	4:7
degrees	(0%)	(20%)	(33%)	(43%)

	Rank 0	3	
4:4	2:4	1:4	sparsity
(0%)	(50%)	(75%)	degrees













Sparsity Degree Spectrum



Fraction multiplication allows flexible representation of many sparsity degrees in a wide range

Modularity of HSS allows different architecture levels to accelerate for different HSS ranks

Example Accelerator Architecture Organization



Modularity of HSS allows different architecture levels to accelerate for different HSS ranks

Example Accelerator Architecture Organization



Modularity of HSS allows different architecture levels to accelerate for different HSS ranks

Example Accelerator Architecture Organization



Modularity of HSS allows different architecture levels to accelerate for different HSS ranks

Simple Acceleration at Each Architecture Level Leads to Low Hardware Overhead



Each level only needs to accelerate for a few sparsity degrees

HighLight: Flexible and Efficient Sparse DNN Accelerator



Experimental Results

We Compare HighLight with Representative Designs



Geomean Across Various Hardware Performance Metrics



Geomean Across Various Hardware Performance Metrics



HighLight is efficient for all evaluated metrics

We evaluate the designs with representative DNNs pruned to different sparsity degrees, each with its respective sparsity structure (if any)

We evaluate the designs with representative DNNs pruned to different sparsity degrees, each with its respective sparsity structure (if any)

ResNet50



Normalized Energy Delay Product

We evaluate the designs with representative DNNs pruned to different sparsity degrees, each with its respective sparsity structure (if any)



Normalized Energy Delay Product

We evaluate the designs with representative DNNs pruned to different sparsity degrees, each with its respective sparsity structure (if any)



HighLight sits on the accuracy-energy delay product pareto frontier
HSS/HighLight Summary

Hierarchical Structured Sparsity (HSS)

- Composed of multiple levels of simple sparsity patterns
- Allows flexible expression of diverse sparsity degrees

HighLight Accelerator

- Supports two-rank HSS for a few degrees at each level
- Implements low-overhead support for each rank at different architecture levels
- Ensures both efficiency and flexiblity

HSS/HighLight Summary

Hierarchical Structured Sparsity (HSS)

- Composed of multiple levels of simple sparsity patterns
- Allows flexible expression of diverse sparsity degrees

HighLight Accelerator

- Supports two-rank HSS for a few degrees at each level
- Outperforms existing works in terms of various hardware performance metrics
- Sits on the accuracy-performance pareto frontier for representative DNNs
- Ensures both efficiency and flexiblin

Key Thesis Takeaway

- Provided consistent design descriptions based on a systematic taxonomy, which facilitates communication.
- Demonstrated flexible, fast, and accurate modeling, which is key to early-stage design evaluation and exploration.
- Proposed DNN sparsity pattern and hardware co-design to ensure flexibility and efficiency, which is critical to nextgeneration accelerator designs.