


DNN Accelerator Architectures (cont.)

ISCA Tutorial (2019)

Website: <http://eyeriss.mit.edu/tutorial.html>

Joel Emer, Vivienne Sze, Yu-Hsin Chen


Recap on Dataflow Taxonomy





Energy-Efficient Dataflow: Row Stationary (RS)

- **Maximize** data reuse at **RF**
- Optimize for **overall** energy efficiency instead for *only* a certain data type



Row Stationary: Energy-efficient Dataflow





1D Row Convolution in PE





1D Row Convolution in PE



1D Row Convolution in PE




1D Row Convolution in PE



1D Row Convolution in PE

- Maximize row **convolutional reuse** in RF
 - Keep a **filter** row and **fmap** sliding window in RF
- Maximize row **psum** accumulation in RF




2D Convolution in PE Array




$$\begin{array}{c} \text{[Colorful 3x3 matrix]} \\ * \end{array} = \begin{array}{c} \text{[Red 3x3 matrix]} \end{array}$$

2D Convolution in PE Array




$$\begin{matrix} \text{Row 1} \\ \text{Row 2} \\ \text{Row 3} \end{matrix} * \begin{matrix} \text{Row 1} \\ \text{Row 2} \\ \text{Row 3} \end{matrix} = \begin{matrix} \text{PE 1} \\ \text{PE 2} \\ \text{PE 3} \end{matrix}$$

2D Convolution in PE Array



$$\begin{array}{c} \text{Green Grid} \\ \times \end{array} = \begin{array}{c} \text{Red Grid} \end{array}$$
$$\begin{array}{c} \text{Green Grid} \\ \times \end{array} = \begin{array}{c} \text{Red Grid} \end{array}$$


2D Convolution in PE Array



$$\begin{array}{c} \text{Row 1} \\ \text{Row 2} \\ \text{Row 3} \end{array} \quad \begin{array}{c} \text{PE 1} \\ \text{PE 2} \\ \text{PE 3} \end{array} \quad \begin{array}{c} \text{PE 4} \\ \text{PE 5} \\ \text{PE 6} \end{array} \quad \begin{array}{c} \text{PE 7} \\ \text{PE 8} \\ \text{PE 9} \end{array}$$


Diagram illustrating the computation of a 3x3 input window using a 2x2 kernel. The input window is shown as a 3x3 grid of green squares. It is multiplied (indicated by *) by a 2x2 kernel shown as a grid of blue squares. The result is a 2x2 output shown as a grid of red squares. This multiplication is repeated for all three input rows, resulting in three 2x2 output blocks (PE 1, PE 4, PE 7; PE 2, PE 5, PE 8; PE 3, PE 6, PE 9).

Convolutional Reuse Maximized




Filter rows are reused across PEs **horizontally**

Convolutional Reuse Maximized



Fmap rows are reused across PEs **diagonally**

Maximize 2D Accumulation in PE Array




Partial sums accumulate across PEs **vertically**

Dimensions Beyond 2D Convolution

- 1 Multiple Fmaps
- 2 Multiple Filters
- 3 Multiple Channels

Filter Reuse in PE

1 Multiple Fmaps



2 Multiple Filters

Channel 1

Filter 1

Row 1

3 Multiple Channels

Fmap 1

Row 1

Psum 1

Row 1

Channel 1

Filter 1

Row 1

Fmap 2


Row 1

Psum 2

Row 1


Filter Reuse in PE

1 Multiple Fmaps




2 Multiple Filters

3 Multiple Channels




Filter Reuse in PE

1 Multiple Fmaps



2 Multiple Filters

3 Multiple Channels




Processing in PE: concatenate fmap rows



Fmap Reuse in PE

1 Multiple Fmaps



2 Multiple Filters


	Filter 1	Fmap 1	Psum 1
Channel 1	Row 1	* Row 1	= Row 1
Channel 1	Filter 2	Fmap 1	Psum 2

The table illustrates the computation process for multiple filters. For Channel 1, Filter 1 is applied to Fmap 1 to produce Psum 1. For the same Channel 1, Filter 2 is applied to Fmap 1 to produce Psum 2. The filters are represented as green boxes, and the fmaps as blue boxes. The resulting sums are shown in red boxes.


3 Multiple Channels

Fmap Reuse in PE

1 Multiple Fmaps




2 Multiple Filters




3 Multiple Channels

Fmap Reuse in PE


1 Multiple Fmaps



2 Multiple Filters



Processing in PE: interleave filter rows




Channel Accumulation in PE

1 Multiple Fmaps

2 Multiple Filters


3 Multiple Channels



Channel 1	Filter 1	Fmap 1	Psum 1
	Row 1	Row 1	Row 1
	*		=
Channel 2	Filter 1	Fmap 1	Psum 1
	Row 1	Row 1	Row 1


Channel Accumulation in PE

1 Multiple Fmaps




2 Multiple Filters

3 Multiple Channels




Channel Accumulation in PE

1 Multiple Fmaps




2 Multiple Filters


3 Multiple Channels



Processing in PE: interleave channels



DNN Processing – The Full Picture



Multiple **fmaps**:

$$\text{Filter 1} \quad \text{Fmap 1 \& 2} \quad \text{Psum 1 \& 2}$$
$$\text{[green bar]} * \text{[blue bar]} = \text{[red bar]}$$

Multiple **filters**:

$$\text{Filter 1 \& 2} \quad \text{Fmap 1} \quad \text{Psum 1 \& 2}$$
$$\text{[green bar]} * \text{[blue bar]} = \text{[red bar]}$$


Multiple **channels**:

$$\text{Filter 1} \quad \text{Fmap 1} \quad \text{Psum}$$
$$\text{[green bar]} * \text{[blue bar]} = \text{[red bar]}$$

Map rows from **multiple fmaps**, **filters** and **channels** to same PE
to exploit other forms of reuse and local accumulation


Optimal Mapping in Row Stationary

DNN Configurations




Optimization
Compiler
(Mapper)

Hardware Resources




Row Stationary Mapping




Computer Architecture Analogy

CPU Compute Model




Computer Architecture Analogy

DNN Compute Model



Dataflow Comparison




RS optimizes for the best **overall** energy efficiency

Hardware Architecture for RS Dataflow


Eyeriss DNN Accelerator

DNN Accelerator



Data Delivery with On-Chip Network

DNN Accelerator




Multicast NoC to support any delivery patterns

64 bits

Logical to Physical Mappings

Replication

AlexNet
Layer 3-5




14




Physical PE Array

Folding

AlexNet
Layer 2




14



Physical PE Array

Hardware Performance Analysis



DNN Workloads

Accelerator


How to quickly estimate the performance of a DNN accelerator across various DNN workloads?

Eyexam:


Performance Eval Framework

- A systematic way to quickly understand the performance limits of DNN accelerators in a step-by-step process

Eyexam: Performance Eval Framework




Eyexam: Performance Eval Framework





Eyexam: Performance Eval Framework

MAC/cycle




Eyexam: Performance Eval Framework

MAC/cycle




Eyexam: Performance Eval Framework


MAC/cycle




Example: A Common Design Pattern




Example: A Common Design Pattern




Example: A Common Design Pattern



Example: A Common Design Pattern




Example: A Common Design Pattern




1. PE array **underutilized** If there are fewer input and/or output channels than the array dimensions
2. Effective data delivery BW also becomes lower → further impact performance
3. Not scalable → utilization will be worse at larger scales

Example: A Common Design Pattern



A More Flexible Data Delivery Strategy


Adapt to the reuse and bandwidth requirements



A More Flexible Data Delivery Strategy


Adapt to the reuse and bandwidth requirements

4 Data Delivery Patterns



On-Chip Network (NoC) is the Bottleneck


Broadcast Network (Eyeriss v1 NoC)



High Reuse

Low Bandwidth


Unicast Networks



Low Reuse

High Bandwidth

All-to-All Networks




High Reuse


High Bandwidth

Hard to Scale


Mesh Network – Best of Both Worlds




Mesh Network – Best of Both Worlds




High-Bandwidth Mode




Mesh Network – Best of Both Worlds



High-Bandwidth Mode




High-Reuse Mode




Mesh Network – More Complicated Cases

Grouped-Multicast Mode




Mesh Network – More Complicated Cases

Grouped-Multicast Mode



Interleaved-Multicast Mode




Bandwidth-limited route
(flow control required)

Hierarchical Mesh Network


- Flexible to support patterns ranging from high reuse to high bandwidth scenarios
- Can be easily scaled at a low cost

Design of Hierarchical Mesh Network




Design of Hierarchical Mesh Network

Mesh Network for inter-cluster connections




Design of Hierarchical Mesh Network



All-to-All Network for **intra-cluster** connections
Complexity is contained within a cluster

Design of Hierarchical Mesh Network


High-Bandwidth Mode



Design of Hierarchical Mesh Network


High-Reuse Mode

from any one src




Design of Hierarchical Mesh Network

Grouped-Multicast Mode




Design of Hierarchical Mesh Network

Interleaved-Multicast Mode



Design of Hierarchical Mesh Network


Interleaved-Multicast Mode



Can interleave more by scaling up the cluster size


Design of Hierarchical Mesh Network

Interleaved-Multicast Mode




All routes are determined **at configuration time**
→ Routers are **circuit-switched** (only MUXes)

Scaling the Hierarchical Mesh Network




Eyeriss with Hierarchical Mesh Network

Eyeriss v1




Eyeriss v2




Eyeriss with Hierarchical Mesh Network

Eyeriss v1



Eyeriss v2



	Speedup	Energy Efficiency
AlexNet	6.9×	2.6×
MobileNet	5.6×	1.8×

* not including the benefits from the sparsity features in v2

Summary

- **Data reuse** is the key to achieving **high energy efficiency**.
- High PE utilization with **adaptive on-chip networks** is the key to achieving **high performance**
- Co-design of **dataflow** and **hardware** is critical for the optimization of **performance**, **energy efficiency** and **flexibility** for DNN accelerators.