#### Energy-Efficient Edge Computing for Al-driven Applications

#### Vivienne Sze

Massachusetts Institute of Technology





# Processing at "Edge" instead of the "Cloud"



stems technology laboratories

## Video is the Biggest Big Data

Over 70% of today's Internet traffic is video Over 300 hours of video uploaded to YouTube <u>every minute</u> Over 500 million hours of video surveillance collected <u>every day</u>



Need energy-efficient pixel processing!





## Energy-Efficient Pixel Processing

#### Next-Generation Video Coding (Compress Pixels)



#### **Goal:** Increase coding efficiency, speed and energy-efficiency

#### Energy-Efficient Computer Vision & Deep Learning (Understand Pixels)



**Goal:** Make computer vision as ubiquitous as video coding

# **Typical Constraints of Video Coding**

- Area cost
  - Memory Size 100-500kB
- Power budget
  - < 1W for smartphones</p>
- Throughput
  - Real-time 30 fps
- Energy
  - ~1nJ/pixel





4mm





MIT Object Detection Chip [VLSI 2016]



• Energy-Efficient Hardware for Deep Neural Networks (DNNs)

• Limitations of Existing Efficient DNN Approaches

• Looking Beyond the DNN Accelerator for Acceleration

• Looking Beyond DNNs: Other forms of inference at the edge



# **Energy-Efficient Hardware for Deep Neural Networks**

Y.-H. Chen, T. Krishna, J. Emer, V. Sze, **"Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks**," JSSC 2017.



### Deep Convolutional Neural Networks





#### Deep Convolutional Neural Networks





## Deep Convolutional Neural Networks





**Convolutions** account for more than 90% of overall computation, dominating **runtime** and **energy consumption** 





Input Image (Feature Map)















Many Input Channels (C)











Image batch size: 1 – 256 (N)



ns technology laboratories



#### Hundreds of Millions of

#### Multiply and Accumulates (MAC) per CONV Layer







## Properties We Can Leverage

- Operations exhibit high parallelism
  → high throughput possible
- Memory Access is the Bottleneck



Worst Case: all memory R/W are DRAM accesses

Example: AlexNet [NIPS 2012] has 724M MACs
 → 2896M DRAM accesses required



#### Properties We Can Leverage

- Operations exhibit high parallelism
  → high throughput possible
- Input data reuse opportunities (up to 500x)

→ exploit **low-cost memory** 



Image

## Advantages of Spatial Architecture





**Spatial Architecture** 

#### 20 How to Map the Dataflow?





\* measured from a commercial 65nm process

Maximize data reuse at lower levels of hierarchy

# 21 Weight Stationary (WS)



- Minimize weight read energy consumption
  - maximize convolutional and filter reuse of weights
- Examples:

[Chakradhar, ISCA 2010] [nn-X (NeuFlow), CVPRW 2014] [Park, ISSCC 2015] [Origami, GLSVLSI 2015]



## 22 Output Stationary (OS)



- Minimize partial sum R/W energy consumption
  - maximize local accumulation
- Examples:

[Gupta, *ICML* 2015] [ShiDianNao, *ISCA* 2015] [Peemen, *ICCD* 2013]



## 23 No Local Reuse (NLR)



- Use a large global buffer as shared storage
  - Reduce **DRAM** access energy consumption
- Examples:

[DianNao, ASPLOS 2014] [DaDianNao, MICRO 2014] [Zhang, FPGA 2015]



#### 24 Row Stationary Dataflow



- Maximize row
  convolutional reuse in RF
  - Keep a filter row and fmap sliding window in RF
- Maximize row psum accumulation in RF





#### 25 Row Stationary Dataflow





microsystems technology laboratories massachusetts institute of technology

## Evaluate Reuse in Different Dataflows

#### Weight Stationary

- Minimize movement of filter weights

#### Output Stationary

- Minimize movement of partial sums

#### No Local Reuse

- Don't use any local PE storage. Maximize global buffer size.

#### Row Stationary

#### **Evaluation Setup**

- Same Total Area
- AlexNet
- 256 PEs
- Batch size = 16



#### **Dataflow Comparison: CONV Layers** 27



tems technology laboratories

Plii

#### Dataflow Comparison: CONV Layers



# Eyeriss: Energy-Efficient Deep Learning



*AlexNet:* For 2.66 GMACs [8 billion 16-bit inputs (**16GB**) and 2.7 billion outputs (**5.4GB**)], only requires a total of **208.5MB** reads/writes from on-chip 108kB global buffer and **15.4MB** reads/writes from off-chip DRAM





|||iT

#### Features: Energy vs. Accuracy



30

# Limitations of Existing Efficient DNN Approaches

Y.-H. Chen\*, T.-J. Yang\*, J. Emer, V. Sze, "Understanding the Limitations of Existing Energy-Efficient Design Approaches for Deep Neural Networks," SysML 2018.





# Energy-Efficient Processing of DNNs

A significant amount of algorithm and hardware research on energy-efficient processing of DNNs





Efficient Processing of Deep Neural Networks: A Tutorial and Survey System Scaling With Nanostructured Power and RF Components Nonorthogonal Multiple Access for 5G and Beyond Point of View: Beyond Smart Grid—A Cyber–Physical–Social System in Energy Future Scanning Our Past: Materials Science, Instrument Knowledge, and the Power Source Renaissance



V. Sze, Y.-H. Chen, T-J. Yang, J. Emer, "Efficient Processing of Deep Neural Networks: A Tutorial and Survey," Proceedings of the IEEE, Dec. 2017

#### We identified various limitations to existing approaches





# Design of Efficient DNN Algorithms

• Popular efficient DNN algorithm approaches



... also reduced precision

- Focus on reducing number of MACs and weights
- Does it translate to energy savings?





#### Data Movement is Expensive





\* measured from a commercial 65nm process

Energy of weight depends on memory hierarchy and dataflow

# I Energy-Evaluation Methodology



Hardware Energy Costs of each MAC and Memory Access

ORY

technology laboratories



35

[Yang et al., CVPR 2017]

## Energy Estimation Tool

#### Website: https://energyestimation.mit.edu/

#### **Deep Neural Network Energy Estimation Tool**

#### Overview

This Deep Neural Network Energy Estimation Tool is used for evaluating and designing energy-efficient deep neural networks that are critical for embedded deep learning processing. Energy estimation was used in the development of the energy-aware pruning method (Yang et al., CVPR 2017), which reduced the energy consumption of AlexNet and GoogLeNet by 3.7x and 1.6x, respectively, with less than 1% top-5 accuracy loss. This website provides a simplified version of the energy estimation tool for shorter runtime (around 10 seconds).

#### Input

To support the variety of toolboxes, this tool takes a single network configuration file. The network configuration file is a txt file, where each line denotes the configuration of a CONV/FC layer. The format of each line is:



- Layer Index: the index of the layer, from 1 to the number of layers. It should be the same as the line number.
- <u>Conf IfMap, Conf Filt, Conf OfMap</u>: the configuration of the input feature maps, the filters and the output feature maps. The configuration of each of the three data types is in the format of "height width number\_of\_channels number\_of\_maps\_or\_filts number\_of\_zero\_entries bitwidth\_in\_bits".
- Stride: the stride of this layer. It is in the format of "stride\_y stride\_x".
- <u>Pad:</u> the amount of input padding. It is in the format of "pad\_top pad\_bottom pad\_left pad\_right".

Therefore, there will be 25 entries separated by commas in each line.

#### **Running the Estimation Model**

After creating your text file, follow these steps to upload your text file and run the estimation model:

- 1. Check the "I am not a robot" checkbox and complete the Google reCAPTCHA challenge. Help us prevent spam.
- 2. Click the "Choose File" button below to choose your text file from your computer.
- 3. Click the "Run Estimation Model" button below to upload your text file and run the estimation model.

#### **Input DNN Configuration File**

Layer\_Index, Input\_Feature\_Map, Output\_Feature\_Map, Weight, Computation 1,161226686.785535, 323273662, 88858340.625, 58290651 2,63540403.7543396, 19104256.6840292, 4770357.50868125, 3263307.50868125 3,26787638.0555562, 39583335.5555542, 3272222.77777708, 2285942.7777708 4,26018817.2746958, 48841502.8019458, 15927826.1926396, 7847418.06763958 5,62285050.8236438, 49433953.294575, 4188476.6472875, 3227376.6472875 6,27267689.7685187, 45381705.7407417, 3740581.20370417, 2666586.20370417 7,26787131.0480146, 48586492.3413917, 16216779.2956958, 8136371.17069583

#### 

#### Output DNN energy breakdown across layers



#### [Yang et al., CVPR 2017]
## <sup>37</sup> Key Observations

- Number of weights *alone* is not a good metric for energy
- All data types should be considered





## Energy-Aware Pruning

Directly target energy and incorporate it into the optimization of DNNs to provide greater energy savings

- Sort layers based on energy and prune layers that consume most energy first
- EAP reduces AlexNet energy by
  3.7x and outperforms the previous work that uses magnitude-based pruning by 1.7x



Pruned models available at <u>http://eyeriss.mit.edu/energy.html</u>

ORY



[Yang et al., CVPR 2017]

microsystems technology laboratories massachusetts institute of technology

## NetAdapt: Platform-Aware DNN Adaptation

- Automatically adapt DNN to a mobile platform to reach a target latency or energy budget
- Use **empirical measurements** to guide optimization (avoid modeling of tool chain or platform architecture)



**IIII** In collaboration with Google's Mobile Vision Team



## Improved Latency vs. Accuracy Tradeoff

 NetAdapt boosts the real inference speed of MobileNet by up to 1.7x with higher accuracy



Reference:

**MobileNet:** Howard et al, "Mobilenets: Efficient convolutional neural networks for mobile vision applications", arXiv 2017 **MorphNet:** Gordon et al., "Morphnet: Fast & simple resource-constrained structure learning of deep networks", CVPR 2018

[Yang et al., ECCV 2018]

## <sup>41</sup> Many Efficient DNN Design Approaches



**Reduce Precision** 

#### 

8-bit fixed 0110011

Binary

No guarantee that DNN algorithm designer will use a given approach. **Need flexible hardware!** 



## Roofline Model

A tool that visualizes the performance of an architecture under various degrees of operational intensity





## **Eyexam: Inefficiencies in DNN Accelerators**

A systematic way to evaluate how each architectural decision affects performance (throughput) for a given DNN workload

Tightens the roofline model



#### Slope = BW to only act. PE

- → Step 1: maximum workload parallelism
- → Step 2: maximum dataflow parallelism
- Number of PEs (Theoretical Peak Performance)
- → Step 3: # of act. PEs under a finite PE array size
- $\rightarrow$  Step 4: # of act. PEs under fixed PE array dimen.
- Step 5: # of act. PEs under fixed storage capacity
- $\rightarrow$  Step 6: lower act. PE util. due to insuff. avg. BW
- Step 7: lower act. PE util. due to insuff. inst. BW

(MAC/data)

[Chen et al., arXiv, 2018]





## Existing DNN Architectures

- Specialized DNN hardware often rely on certain properties of DNN in order to achieve high energy-efficiency
- Example: Reduce memory access by amortizing across MAC array







## **I** Limitation of Existing DNN Architectures

- Example: Reuse and array utilization depends on # of channels, feature map/batch size
  - Not efficient across all network architectures (e.g., compact DNNs)





## Limitation of Existing DNN Architectures

- Example: Reuse and array utilization depends on # of channels, feature map/batch size
  - Not efficient across all network architectures (e.g., compact DNNs)



hnology laboratorie

## <sup>47</sup> Limitation of Existing DNN Architectures

- Example: Reuse and array utilization depends on # of channels, feature map/batch size
  - Not efficient across all network architectures (e.g., compact DNNs)
  - Less efficient as array scales up in size
  - Can be challenging to exploit sparsity





hnology laboratorie

## 48 Eyeriss v2: Balancing Flexibility and Efficiency

 Flexible dataflow, called Row-Stationary Plus (RS+), that enables the spatial mapping of data from all dimensions for high PE array utilization and data reuse for various layer shapes and sizes



\*tiling parameters

**III**ii



## Eyeriss v2: Balancing Flexibility and Efficiency

- Flexible dataflow, called Row-Stationary Plus (RS+), that enables the spatial mapping of data from all dimensions for high PE array utilization and data reuse for various layer shapes and sizes
- Flexible NoC to support RS+ that can operate in different modes for different requirements
  - Utilizes multicast to exploit spatial data reuse
  - Utilizes unicast for high BW for weights for FC and weights & activations for compact network architectures
- Processes data in both compressed and raw format to minimize data movement for both CONV and FC layers
  - Exploit sparsity in both weights and activations



### 50 Eyeriss v2: Balancing Flexibility and Efficiency

#### **Efficiently supports**

- Wide range of filter shapes
  - Large and Compact
- Different Layers
  - CONV, FC, depth wise, etc.
- Wide range of sparsity
  - Dense and Sparse
- Scalable architecture

44 9 50 MobileNet 40 30 21.1 20.7 16.8 15.5 15.4 15.0 20 12.6 11.4 10.9 10.0 7.1 6.4 10 fc15 overall convi 

Eyeriss v1 = Eyeriss v2

[Chen et al., arXiv 2018] https://arxiv.org/abs/1807.07928

Over an order of magnitude faster and more energy efficient than Eyeriss v1

speedup (times)





51

# Benchmarking Metrics for DNN Hardware

How can we compare designs?

V. Sze, Y.-H. Chen, T-J. Yang, J. Emer, "*Efficient Processing of Deep Neural Networks: A Tutorial and Survey*," Proceedings of the IEEE, Dec. 2017





## Metrics for DNN Hardware

#### • Accuracy

52

Quality of result for a given task

#### Throughput

- Analytics on high volume data
- Real-time performance (e.g., video at 30 fps)

#### • Latency

- For interactive applications (e.g., autonomous navigation)

#### • Energy and Power

- Edge and embedded devices have limited battery capacity
- Data centers have stringent power ceilings due to cooling costs

#### • Hardware Cost

- \$\$\$



## **I** Specifications to Evaluate Metrics

#### • Accuracy

Difficulty of dataset and/or task should be considered

#### Throughput

- Number of cores (include utilization along with peak performance)
- Runtime for running specific DNN models

#### • Latency

Include batch size used in evaluation

#### • Energy and Power

- Power consumption for running specific DNN models
- Include external memory access

#### • Hardware Cost

On-chip storage, number of cores, chip area + process technology





## Example: Metrics of Eyeriss Chip

ASIC Specs	Input			
Process Technology	65nm LP TSMC (1.0V)	Metric	Units	Input
		Name of CNN Model	Text	AlexNet
Total Core Area (mm <sup>2</sup> )	12.25	Top-5 error classification on ImageNet	#	19.8
Total On-Chip Memory (kB)	192	Supported Layers		All CONV
		Bits per weight	#	16
Number of Multipliers	168	Bits per input activation	#	16
Clock Frequency (MHz)	200	Batch Size	#	4
		Runtime	ms	115.3
Core area (mm <sup>2</sup> ) / multiplier	0.073	Power	mW	278
		Off-chip Access per	MBytes	3 85
On-Chip memory (kB) / multiplier	1.14	Image Inference		0.00
		Number of Images	#	100
Measured or	Measured	Tested		
Simulated	weasured	Iested		



## Comprehensive Coverage

- All metrics should be reported for fair evaluation of design tradeoffs
- Examples of what can happen if certain metric is omitted:
  - Without the accuracy given for a specific dataset and task, one could run a simple DNN and claim low power, high throughput, and low cost – however, the processor might not be usable for a meaningful task
  - Without reporting the off-chip bandwidth, one could build a processor with only multipliers and claim low cost, high throughput, high accuracy, and low chip power – however, when evaluating system power, the off-chip memory access would be substantial
- Are results measured or simulated? On what test data?



## Evaluation Process

The evaluation process for whether a DNN system is a viable solution for a given application might go as follows:

- **1.** Accuracy determines if it can perform the given task
- **2. Latency and throughput** determine if it can run fast enough and in real-time
- **3. Energy and power consumption** will primarily dictate the form factor of the device where the processing can operate
- **4. Cost**, which is primarily dictated by the chip area, determines how much one would pay for this solution



#### 57 Summary

- The number of weights and MACs are not sufficient for evaluating the energy consumption and latency of DNNs
  - Designers of efficient DNN algorithms should directly target direct metrics such as energy and latency and incorporate into the design
- Many of the existing DNN processors rely on certain properties of the DNN which cannot be guaranteed as the wide range techniques used for efficient DNN algorithm design has resulted in a more diverse set of DNNs
  - DNN hardware used to process these DNNs should be sufficiently flexible to support a wide range of techniques efficiently
- Evaluate DNN hardware on a comprehensive set of benchmarks and metrics



## Looking Beyond the DNN Accelerator for Acceleration

Z. Zhang, V. Sze, "FAST: A Framework to Accelerate Super-Resolution Processing on Compressed Videos," CVPRW 2017





## Super-Resolution on Mobile Devices



Transmit low resolution for lower bandwidth

Screens are getting larger



Use **super-resolution** to improve the viewing experience of lower-resolution content (*reduce communication bandwidth*)



#### **Complexity of Super Resolution Algorithms** 60





8032 MACs/pixel  $\rightarrow$  ~500 GMAC/s for HD @ 30 fps

State-of-the-art super resolution algorithms use CNNs → computationally expensive, especially at high resolutions (HD or 4K)





## FAST: A Framework to Accelerate SuperRes



**Real-time** 

A framework that accelerates **any SR** algorithm by up to **15x** when running on compressed videos

**Pli**i





## Free Information in Compressed Videos







Compressed video



Block-structure

Motion-compensation

Video as a stack of pixels

Representation in compressed video

This representation can help accelerate super-resolution





## <sup>63</sup> Transfer is Lightweight



Fractional Bicubic Interpolation Interpolation Skip Flag

The complexity of the transfer is comparable to bicubic interpolation. Transfer N frames, accelerate by N





## **Evaluation: Accelerating SRCNN**







PartyScene

RaceHorse

**BasketballPass** 

Examples of videos in the test set (20 videos for HEVC development)





 $4 \times$  acceleration with NO PSNR LOSS.  $16 \times$  acceleration with 0.2 dB loss of PSNR



## <sup>65</sup> Visual Evaluation



SRCNN FAST + Bicubic SRCNN

Look **beyond** the DNN accelerator for opportunities to accelerate DNN processing (e.g., structure of data and temporal correlation)

Code released at <u>www.rle.mit.edu/eems/fast</u>

l'lii

[Zhang et al., CVPRW 2017]





66

# Beyond Deep Neural Networks

A. Suleiman, Z. Zhang, L. Carlone, S. Karaman, V. Sze, "Navion: A Fully Integrated Energy-Efficient Visual-Inertial Odometry Accelerator for Autonomous Navigation of Nano Drones," *Symposium on VLSI* 2018





## Energy-Efficient Autonomous Navigation

#### Navion Chip

Localization and Mapping at 2mW (full integration on-chip)



Enable energy-efficient navigation for **Search and Rescue** 

http://navion.mit.edu

[Zhang et al., RSS 2017], [Suleiman et al., VLSI 2018] <image>

**III** In collaboration with Sertac Karaman (AeroAstro)



microsystems technology laboratories massachusetts institute of technology

## I Localization and Mapping Using VIO\*

**VIO** determines location/orientation of drone from images and IMU (also used by headset in Augmented Reality and Virtual Reality)



#### Localization





l'lli7

## Frontend: Processing Sensors Data





14117

[Zhang et al., RSS 2017]



## <sup>70</sup> Frontend: Processing Sensors Data









## **Frontend: Processing Sensors Data**



## 72 Backend: Reduce Inconsistency



[Zhang et al., RSS 2017]



technology laboratories
## <sup>73</sup> Backend: Factor Graph to Infer State of Drone



Pliī

[Zhang et al., RSS 2017]



ns technology laboratories

## 74 Backend: Factor Graph to Infer State of Drone



**Plii** 

[Zhang et al., RSS 2017]



s technology laboratories

# 75 Navion Chip Architecture



Navion is a <u>fully integrated</u> system: No off-chip storage or processing





# 76 Reduce Memory



Use Compression and Exploit Sparsity to reduce memory by 4.1x





# **77** Navion Evaluation



65nm CMOS Test Chip

## **Over 250 configurable parameters**

to adapt to different sensors and environments

# Peak Performance @ Maximum Configuration

- VFE: 28 171 fps (71 fps average)
- BE: 16 90 fps (19 fps average)
- Average Power Consumption: 24mW
- Trajectory Error: 0.28%

# Real-Time Performance @ Optimized Configuration

- VF: 20 fps
- BE: 5 fps
- Average Power Consumption: 2mW
- Trajectory Error: 0.27%



# 78 Navion System Demo



l'liī

https://youtu.be/X5VZkPo\_704



microsystems technology laboratories massachusetts institute of technology

## Summary

79

- Data movement dominates energy consumption in deep learning hardware
  - Use dataflow that maximizes data reuse for *all data types*
- Design considerations for deep learning at the edge
  - Incorporate *direct metrics* into algorithm design for improved efficiency
  - Use a *flexible dataflow* and NoC to exploit data reuse for energy efficiency and increase PE utilization for speed
- Accelerate deep learning by looking beyond the accelerator
  - Exploit data representation for FAST Super-Resolution
- Other forms of inference at the edge beyond deep learning
  - Graphical models for localization and mapping in nanodrones



## Acknowledgements





Joel Emer



Tushar Krishna



Sertac Karaman

Luca Carlone

Research conducted in the **MIT Energy-Efficient Multimedia Systems Group** would not be possible without the support of the following organizations:





#### **Overview Paper**

V. Sze, Y.-H. Chen, T-J. Yang, J. Emer, "*Efficient Processing of* Deep Neural Networks: A Tutorial and Survey," Proceedings of the IEEE, December 2017

More info about Eyeriss and Tutorial on DNN Architectures http://eyeriss.mit.edu

MIT Professional Education Course on "Designing Efficient Deep Learning Systems" http://professional-education.mit.edu/deeplearning

For updates **Y** Follow @eems\_mit

http://mailman.mit.edu/mailman/listinfo/eems-news



## <sup>82</sup> References

#### • Energy-Efficient Hardware for Deep Neural Networks

- Y.-H. Chen, T. Krishna, J. Emer, V. Sze, "Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks," IEEE International Conference on Solid-State Circuits (ISSCC), pp. 262-264, February 2016. <u>http://eyeriss.mit.edu</u>
- Y.-H. Chen, J. Emer, V. Sze, "Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks," International Symposium on Computer Architecture (ISCA), pp. 367-379, June 2016.
- A. Suleiman, Z. Zhang, V. Sze, "A 58.6mW Real-time Programmable Object Detection with Multi-Scale Multi-Object Support Using Deformable Parts Models on 1920×1080 Video at 30fps," IEEE Symposium on VLSI Circuits (VLSI-Circuits), pp. 184-185, June 2016.
- A. Suleiman\*, Y.-H. Chen\*, J. Emer, V. Sze, "Towards Closing the Energy Gap Between HOG and CNN Features for Embedded Vision," IEEE International Symposium of Circuits and Systems (ISCAS), Invited Paper, May 2017.



## <sup>83</sup> References

### • Limitations of Existing Efficient DNN Approaches

- Y.-H. Chen\*, T.-J. Yang\*, J. Emer, V. Sze, "Understanding the Limitations of Existing Energy-Efficient Design Approaches for Deep Neural Networks," SysML Conference, February 2018.
- V. Sze, Y.-H. Chen, T.-J. Yang, J. Emer, "Efficient Processing of Deep Neural Networks: A Tutorial and Survey," Proceedings of the IEEE, vol. 105, no. 12, pp. 2295-2329, December 2017.
- T.-J. Yang, Y.-H. Chen, V. Sze, "Designing Energy-Efficient Convolutional Neural Networks using Energy-Aware Pruning," IEEE Conference on Computer Vision and Pattern Recognition (CVPR), July 2017.
- T.-J. Yang, A. Howard, B. Chen, X. Zhang, A. Go, V. Sze, H. Adam, "NetAdapt: Platform-Aware Neural Network Adaptation for Mobile Applications," ECCV 2018.
- Y.-H. Chen, J. Emer, V. Sze, "Eyeriss v2: A Flexible and High-Performance Accelerator for Emerging Deep Neural Networks," arXiv 2018. <u>https://arxiv.org/abs/1807.07928</u>



## **References**

### • Looking Beyond the DNN Accelerator for Acceleration

 Z. Zhang, V. Sze, "FAST: A Framework to Accelerate Super-Resolution Processing on Compressed Videos," CVPR Workshop on New Trends in Image Restoration and Enhancement, July 2017. <u>www.rle.mit.edu/eems/fast</u>

#### • Looking Beyond DNNs: Other forms of inference at the edge

- A. Suleiman, Z. Zhang, L. Carlone, S. Karaman, V. Sze, "Navion: A Fully Integrated Energy-Efficient Visual-Inertial Odometry Accelerator for Autonomous Navigation of Nano Drones," IEEE Symposium on VLSI Circuits (VLSI-Circuits), June 2018. <u>http://navion.mit.edu</u>
- Z. Zhang\*, A. Suleiman\*, L. Carlone, V. Sze, S. Karaman, "Visual-Inertial Odometry on Chip: An Algorithm-and-Hardware Co-design Approach," Robotics: Science and Systems (RSS), July 2017.
- A. Suleiman, Z. Zhang, L. Carlone, S. Karaman, V. Sze, "Navion: An Energy-Efficient Visual-Inertial Odometry Accelerator for Micro Robotics and Beyond," IEEE Hot Chips: A Symposium for High-Performance Chips, August 2018.

